

Advanced top-down lithography challenges

L. Pain Lithography Laboratory Manager

CEA - LETI Silicon Technology Department



The microelectronics success story

A cost reduction unique in the industry history

PRIZE EVOLUTION OF 1 Million transistors



© CEA. All rights reserved

The Race to power...

Intel Microprocessors Complexity 1971 -2006



At CONSTANT PRICE

Why miniaturization ? 1st view

1971



Image courtesy of CPU-Zone.com. Used with permission

2005



INTEL 4004 Surface : 90mm² 2,300 transistors INTEL ITANIUM 2 Surface : 698 mm² 1,000,000,000 transistors

X450,000

The lithography : The horse race of miniaturization

Lithography : The way to realize IC circuits lines



leti

Nanowire Channel, and Full TiN Gate

The toolbox of lithography?

Exposure tools

Exposition

- Photons
- Electrons
- Resolution
 - Sub-20nm
- Position accuracy
 - 2-5nm d'alignement
- Throughput
 - >100wph



leti

Process

- Resist
 - Photo sensitive
 - Resolution(<20nm)
 - Sensitivity (10mJ/cm²)
 - Transfer property
- Process track
 - Fast (>200pl/h)
 - Repetable



Proximity corrections

- Corrections
- Verification







Lithography options for tomorrow

Optical lithography

- Resolution concern
- Discussion on k1 improvement
- Ultimate resolution for 193nm generation
- EUV
- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy

Optical lithography

Resolution driven by the Rayleigh criteria





 $\frac{\text{ASML}/1950i}{\lambda : 193 \text{nm}}$ NA : 1.35 $\text{Resolution 38 \text{nm L/S}}$ $\text{Overlay 3.5 \text{nm } (3\sigma)}$ 175 pwafers/h

Resolution improvement?



L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 9

Lithography options for tomorrow

Optical lithography

- Resolution concern
- Discussion on k1 improvement
 - Ultimate resolution for 193nm generation
 - EUV
- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy

Discussion on k1 improvement

- Resist process concern
- Illumination improvement
- OPC solution



Resist process concern

Sensitivity



But also:

Etching selectivity

Adhesion and Mechanical stability (pattern collapse)

- Thermal stability (resist flow)
- Chemical stability (shelf life)
- Purity (defects, metallic contamination)

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 12 © CEA. All rights reserved

Roughness

Sensitivity impact

<u>Trade-off requirement between</u> <u>sensitivity/LWR/Process window</u>





Discussion on k1 improvement

- Resist process concern
- Illumination improvement
- OPC solution



Image Capture



Optical Engineering: OAI

• Primarily used for improving resolution/DOF of dense features





Discussion on k1 improvement

- Resist process concern
- Illumination improvement
- OPC solution



Optical Engineering: OPC





Optical Proximity Correction (OPC)

No OPC

C065 Metal1





Courtesy of Y. Trouiller



Hardware for OPC



Lithography options for tomorrow

Optical lithography

- Resolution concern
- Discussion on k1 improvement
- Ultimate resolution for 193nm generation
 - EUV
- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy

Ultimate resolution?



How to push again 193nm lithography? Double exposure technique – option 1

• 2 exposures \rightarrow to resolve most agressive pitches



KEY ADVANTAGE

Resolution



leti



CHALLENGES

Technological cost Alignment

Design decomposition



© CEA. All rights reserved

Double exposure- option 2 Pitch doubling



L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 24

+/- SADP process flows

The big <u>PLUS</u> : long term extendibility



Minus

leti

- Technological cost
- Complexity :
 - Spacer control
 - 2nd exposure...
 - Design rules



Lithography options for tomorrow

Optical lithography

- Resolution concern
- Discussion on k1 improvement
- Ultimate resolution for 193nm generation



- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy





EUV lithography The next optical generation?

Return to high k1 regime...



© CEA. All rights reserved

Les challenges de la lithography EUV?



Absorption problematic ✓Vacuum ✓Mask & reflective optics

Sources: power ✓ Target : 250W min... up to 1kW ✓ Stability ✓ Debri residus Specifications ✓ ML mirrors: 70% reflectivity ✓ Masks: defects< 10⁻³ defects/cm² ✓ optics: < 0.1 nm roughness

Performances



Line & space CAR and non CAR Dipole illumination



Contact CAR QUASAR illumination

R Peeters, Proc. of SPIE Vol. 8679 86791F-5 - 2013



leti



Lithography options for tomorrow

- Optical lithography
 - 193nm
 - EUV
- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy



Electron beam direct write lithography

- A mature technology... since 1960!
 - High resolution capability $\rightarrow \lambda = 0.004 \text{ nm } @100 \text{keV}$
- Several options

Single beams



→2-5w/day →R&D

leti





→10w/hour →Production

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 32

How to build a multibeam machine?



Design constraints



MAPPER Lithography

Machine specifications



Design constraints

... which drive the system parameters



MAPPER workshop – Delft Sept 2005



MULTIBEAM CONCEPT The MAPPER technologie

A movie to understand the principle



MULTIBEAM Benefits and doubts

Benefits

- Resolution/Flexibility
- Economical gain
- Industrial capability
- Industrial compatibility

Doubts

- Industrial maturity
 - Technology maturity
 - Timing for industry
 - Strong industrial partnership & commitment
- Data treatment (speed & integrity)
- Infrastructure




MAPPER production tool roadmap



	FL: Avail	K-1200/8 able Q2	800 2014	FLX 1200T/800T Available Q32015			
Imaging							
technology node	65nm	40nm	28nm	65nm	40nm	28nm	
Throughput							
WPH 300mm	2	2	1	5	5	2.5	
WPH200mm	4	4	2	10	10	5	
Overlay							
single machine		10nm			10nm		
Field size							
max x		26.0mm	1		26.0mm		
max y		33.0mm	i		33.0mm		
UDOF	200nm			200nm			
Data inut format							
Data inut format	UA	SIS.IVIAP	PEK	04	ASIS.IVIAP	PEK	

© CEA. All rights reserved

LETI – MAPPER IMAGINE consortium



L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 38

Consortium outlook



Participation renewed for 2013



39

IMAGINE environnent

PLATFORM ASSESSMENT

Technology assessment Qualify MATRIX generation

EPC

Get tool format concensus Validate data flow Qualify EPC strategy

PROCESS

100% resist partner tests Push process capabilities

OUTGASSING

Test resist partners Work on contamination

INTEGRATION

Demonstrate CMOS process flow compatibility

IMAGINE roadmap



Reference process baseline

1. Resist stack

- 1. Optimized to decrease backscattering electrons at 5keV
- **2.** Compliant with CMOS process \rightarrow use of tri-layer process stack

2. 32nmhp capability on p-CAR (PoR)

HSQ

© CEA. All rights reserved

1st steps on technology learning Prototype platform feedback

- Learning on preventive maintenance plan
 - Main Illumination Optic (MILO) swap on quarterly basis
 - Projection Optic System (POS) upgrade
 - Stage instabilities : sensors, knife edge
- Regular progress on resolution performances

Best resolution with PoR

Prototype S04 Champion resolution 18nm hp Latest results with PoR

D=80 µC/Cm2

LETI process capability improvement

- 2 new 300mm tracks arrived in Q4 2012
 - R&D configurations to address advanced process developments
 - Multibeam
 - DSA

Installation in progress

- SOKUDO DUO : SAT completed
- TEL Lithius : under acceptance (almost completed)

Resist sensitivity status

Resist sensitivity on target @ 5kV for 20nm node

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 46

Resolution demonstration

18nm hp

22nm hp

Etch demonstration CONT 32-Pitch 64nm

ę	45µC/cm²	47	49	51	53	55	57	59
AFTER LITI								
FTER ETCH								
4		45 40 E 35			SiA	rc+SOC op etcl	en with stan h chemistry	dard LETI
		25		◆ REF-WIR7	790 790-ETCH			
		20 40 5	0 60 Dose (μC/cm²)		CE) contact	<u>-1.5nm</u> aft	er etch

EBDW processes integration capability

Several demonstrations done using single beam systems

- No issue with 50kV systems : No technical issue No resist thickness constraint
- Electrical results aligned reference optical lot

J3ISRAT L2 OPTICAL EBEAN

Via1 : optical

Metal2 : E-Beam

49

Case of 5kV – Litho cut - 36nm pitch Layout

Logic block

SRAM block

Logic block

SRAM block

Positive tone: 90% density

In Tela Innovations

Focus on resolution for 90 & 65nm node

Resolution & high throughput potential

Key results achieved on pre-alpha platform

leti

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 53

© CEA. All rights reserved

Lithography options for tomorrow

- Optical lithography
 - 193nm
 - EUV
- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers
- Imprint lithograhy

leti

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 55

© CEA. All rights reserved

Directed Self Assembly for Microelectronics

Block copolymers self assembly capabilities

Very high resolution Low intrinsic Line Edge Roughness Easy process Low cost

C-MOS Lithography constraints Control the domain orientations (1D - 2D) Alignment control with respect to a preview level Integration capabilities Low defectivity Respect of design rules

Why grapho-epitaxy preference ? A versatile process :LETI demonstration

-					Real Providence Providence	Contraction of the	Contraction of the
	- Cantaking	Time of			-	-	(Peloyan
Maging	1 11	and the second second		State and the state of the stat	Canadianti	and the second s	and a second
	Lindersater	66	Contraction of the	DY A	and the second		- Contractor
			ALAS	3 2 63		Common State	This former
	-	Carrier of	LAN	Statement of	And a state of	States 2	Sectores
ie ie	Arrayant	PROCESSION OF	Contractory of	hat a second	Construction of the		Constant of the local
	and the second second		and a state of the	Statute -	and the second second	(C) and (C)	and the second
	mitter put the second	- Aller	Converses.	New York Con	- Contractor	Contraction of the	Carl and
	(Annotated St.	Service State	-	- Stateman	Statement of the local division of the local	and the second sec	Salet asce
	(And the second s	- Marine Street	Contractor of	No. of Concession, Name	Managar		Tatistical
	And the statement of	- HEALTH COLUMN	- Stars and	Contractory of	Contraction of	Mentageria .	and the second in
		and the second second	a destroyed	Summer and	- Children	OTHER PARTY	South Street
1	arapaticate .		Contraction of the		The second second second	Alter and the	1
			and the second second			Alter and a second	STREET, SALE
1213	- met	Security 12	Allena	a state of the	Service Martin	- Carrier Carrier	
	Stan Party and		-	line and the	(spinsterer	sections //	Section State
	Concession P	and the second second	Complianation of	Contraction of the	Same and	and the second	States and
-	Marrie and	PHILIPPINE P	Survey and	Constanting of	States and a state of the state	-	
15	and statements		Contraction of the	C. Marthantine .	- Andrewski -	and the second second	-
	No.	Contraction of the local division of the loc	Arcennes -	and the second second	Lamonter	(And the second second	Chigodiana 6
16 53	Design and the second second		1000		- Manakaraka	Sector Party of	- Statemate
120		at distantes	-	Company and	The second second	Spent and the second	
1	the strength of the	The second	A REAL PROPERTY.	Stangenies	- Constant	Service State	- Stream
A1-1-	-	Alexander State	CHOC IN	-	and second	And Advert	and the state
	- merene		and the second s	AN POST OF BRIDE	Company of the	- Contraction	and the other is
	minerary .	manuel	Canadana	- Internet	and the second second	Makenanio	and the second
COLUMN ST		- Transame	and the second second	Tenner de	0.2 µm H		- Long
	Note average	Contraction of the	Constanting and a			Contraction of the	100000
		<mark>.):</mark> ;		Pe	<mark>A P.</mark>		
		<mark>;) </mark>		Pe			
		<mark>-) S (</mark>		26			
				26			
				26			
				<mark>1</mark> 24			
				26			
				Pe			
				P C			
				Pla			
				Pa			
				Pe 			
				Pc			
				Pa			
				Pic			
				Pla			
				PG			

"Study and optimization of the parameters governing the BCP self-assembly: toward a future integration in lithographic process "X.Chevalier et al,79700Q, SPIE2011

State of the art Chemical surface modification

Chi-Chun (Charlie) Liu, Paul Nealey, Sematech DSA workshop, Kobe, Japon 2010

Jeong et al, ACS Nano,VOL. 4, NO. 9, 5181-5186, 2010, KAIST, Republic of Korea

Research Center

ENIAC LENS program

15hp L/S with grapho-epitaxy

Proc. SPIE 7970, Alternative Lithographic Technologies III, 79700P (April 01, 2011)

2nd collaboration initiative launched by CEA-LETI

Insertion of Directed self Assembly Lithography

- Push material platforms to maturity
 - From lab scale to industry
 - Evaluate advanced copolymer platform
- Develop 300mm patterning solutions
 - Certify material compatibility with clean room standard
 - Screen DSA material performances
 - Verify transfer capabilities
- Scale-up DSA processes to production level
 - Compatibility with design rules
 - Respect of ITRS standard : defectivity, throughput...

How to go from R&D to industrial ?

A production-oriented consortium

Scale-up material qualification

in few words

Objectives

- A collaborative program to develop a full DSA solution
- Joint work in LETI environment on material, processes, demonstration & integration
- A cluster open to materials and equipments' suppliers, IDM, EDA

Partnership status – May 2013

- DSA material development
 - Copolymer material industrial partener
 - Collaboration with other laboratories & resist partners
- Equipment suppliers
 - 2 industrial partners
- End users
 - Bilateral work with

SOKUDO

Key achievement

- Process implementation
- Basic case demonstration : contact shrink application
- Density improvement : contact multiplication
- Modelling

DSA 300 mm process implementation

No metallic contamination in polymers

- ✓ POR using a cylindrical polymer PS-*b*-PMMA from Arkema with L_0 =38nm
 - Spin casting solvent : PGMEA
 - Brush bake: 230C / 1min
 - Non grafted brush removal : using PGMEA
 - DSA bake: 245C / 1min
- PMMA removal processes
- Pattern transfer by etching

"Pattern density multiplication by direct self-assembly of BCP: towards 300mm CMOS requirements" R. Tiron et al, - 8324-23, SPIE2012 BCP self-assembly by graphoepitaxy

RF

300mm new process capabilities

2 advanced 300mm tracks - Q4 2012

SOKUDO DUO track

Delivered October 23rd 2012

TEL LITHIUS track

Delivered December, 19th 2012

- To address R&D lithography programs at CEA-Leti
 - Multi-beam through IMAGINE project
 - DSA projects via IDEAL program

- JDP programs signed
 - Privileged partnerships Bilateral activities

Polymer compatibility with CMOS requirements

Polymers metallic contamination

LCPC

Metallic contamination < 10 ppb

leti

Track-compatible solvents

Polymers solution fully compatible with current lithographic CMOS requirements

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 67

© CEA. All rights reserved

PS-b-PMMA tunability vs. node extendibility

X.Chevalier et al, Proc of SPIE 2013, 8681-5

Feature-size under chemical control (molecular weight, composition...) L_0 : 20 to > 50nm demonstrated

LCPO

leti

© CEA. All rights reserved

Broad range of PS-*b***-PMMA**

X.Chevalier et al, SPIE Paper 8680-5

Customizable PS-b-PMMA polymers with various pitch demonstrated

Key achievement

- Process implementation
- Basic case demonstration : contact shrink application
- Density improvement : contact multiplication
- Modelling

DSA LETI's 300 mm pilot line

DSA Process of reference (lithographie and etch) available on 300 mm pilot line in Leti

CD uniformity after BCP self-assembly

E-beam litho

Guiding patterns (e-Beam litho.) $CD_{guide} = 56.3$ nm / $3\sigma = 1.2$ nmAfter BCP self-assembly $CD_{BCP} = 17.0$ nm / $3\sigma = 2.2$ nmMetrology @ theses dimensions need to be improved

SOKUDO

CD uniformity after BCP self-assembly



Guiding patterns (193nm litho.) After BCP self-assembly

$\begin{array}{ll} \text{CD}_{\text{guide}} = 116.5 \text{nm}; & 3\sigma = 2.7 \text{nm} \\ \text{CD}_{\text{mean}} = 21.6 \text{nm}; & 3\sigma = 1.7 \text{nm} \end{array}$





L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 73 © CEA. All rights reserved

CH shrink: defectivity evaluation vs. process



Best process: 99.93 % of good contacts on the wafer





CD_{BCP} **vs. CD**_{guide} and pitch_{guide}

E-beam litho



BCP adsorbs ± 10 nm of CD dispersity Slow CD _{BCP} variation with the pitch

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 75 © CEA. All rights reserved

CD of BCP monitored after litho & etching

193nm dry litho



Good CD control after BCP litho. (CD dispersity is improved) Etching step need to be optimized (here PMMA removal only by wet)



Contact hole characterization



leti

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 77

© CEA. All rights reserved

CH shrink: defectivity evaluation vs. process 1/2



leti

PMMA removal: wet treatment



- Only wet : missing contacts
- Need to depolymerize PMMA before wetting by different exposure treatments (ebeam, 193nm, implantation, etc)

SOKUDO



- PMMA depolymeriziation before wet improves dispersity
- Acetic acid and different organic solvents 300mm track compatibles are available





Two integration schemes1.Double hard-mask2. NTD ResistJUL 193nm or e-beamJUL



NTD resist approach: less process steps but resist reflow and control of CD during DSA bake still difficult



© CEA. All rights reserved

BCP etching optimization



PS-PMMA transfer in typical 193 hard-mask is demonstrated



© CEA. All rights reserved

Key achievement

- Process implementation
- Basic case demonstration : contact shrink application
- Density improvement : contact multiplication
- Modelling



Contact doubling



Cylindrical BCP (L0= 38nm) in guiding templates elliptical "eggs box"







leti



 Contact doubling demonstrated with DSA

 Pitch sizing possible with contact doubling approach

What's next: Exotic configurations



Complex structures available for contact multiplication by DSA to address design rules (hexagonal symmetry may be broken)

Pattern prediction and simulation



Complex structures available for contact multiplication by DSA to address design rules



Key achievement

- Process implementation
- Basic case demonstration : contact shrink application
- Density improvement : contact multiplication
- Modelling



DSA physical modeling

Model based on spinodal decomposition and the Cahn-Hilliard equation



Physical modeling will be used to calibrate a compact model



Predicting polymer structures: compact model



Simulation contour



Pattern multiplication: process available and simulation tools under development



© CEA. All rights reserved

Overview on IDeAL scope of work



Summary of technical achievement

DSA is a complementary lithography technique

– In a first step by using PS-b-PMMA like materials (lowest CD after etching 10nm); In a second step by using high χ materials

A credible alternative for contact and via patterning

- CDU is improved by using DSA 3σ < 2nm
- Defectivity 5 defects per wafer (99.97% of good contacts): need to move to automatic measurements
- Etching capabilities demonstrated
- Metrology DSA is in film order: need to implement hybrid approach

What's next: 2D structures

Physical and compact models have to be implemented in order to predict order

Lithography options for tomorrow

- Optical lithography
 - 193nm
 - EUV

leti

- E-Beam direct write lithography
- Self Aligned Ligraphy by block copolymers

Imprint lithograhy



The technology



Hot Embossing proposed by Chou in 1995

UV Imprint

proposed par Colburn & Wilson in 1999

Nano-Lithography, Stefan Landis, ISTE-Wiley, December 2010, 352 pp



Full wafer Imprint



Step and Stamp



Roller imprint

- More than Silicon substrates
- Polymer / flexible substrates
- Bio compatible polymers
- High resolution / large surface
- 3D complex shapes
- Non flat samples

© CEA. All rights reserved

IMPRINT capabilities

1995 (U. Minesota)



⇒ Very high resolution ⇒But on a few μ m²

2003 (CEA-LETI)



 \Rightarrow Large surface (200 mm wafer) \Rightarrow Very high resolution (10 nm /10 nm)

2004 (U. Illinois)



 \Rightarrow Molecular Scale resolution : resolution 2 nm

2004 🗲 2011

 \Rightarrow Introduction in ITRS (2005) / Industrial players \Rightarrow Equipment (sub 30 nm alignment accuracy, size enlargement, throughput improvement)

 \Rightarrow Process (stamp manufacturing, functional materials, lower defectivity)

2012 (CEA-LETI)



Focus on CEA-LETI activities



leti

L. Pain – RedNanolito – summer school 2013 | 16/07/2013 | 95

LETI demonstration works





To conclude...



Acknowledgments

LETI team

- The <u>entire</u> lithography laboratory
 - Special thanks : R Tiron, B Icard, J. Belledent, C Constancias
 - BelledentS Tedesco, Y Trouiller, S Landis
- MAPPER
 - MAPPER team @ LETI : P Wiedemann, A Farah
 - MAPPER Delft : BJ Kampherbeek... and the 199 other employees !
- ARKEMA
 - X Chevallier, C. Navarro, M Argoud, I Cayrefourcq
- LCPO
 - G Hadzianou and the LCPO team
- INTEL
 - Y Borodowsky

Contact : laurent.pain@cea.fr



Which lithography for tomorrow? Look in the crystal ball

• 4 choices

- 193nm & double exposure
 Reliable and mature technology facing resolution capability limits
- EUV : photon forever
 High development cost>2B\$... Still not mature...
- Multibeam

Potential is here, but no sufficient support from IDM world

- DSA
 - Smart option with rising interest... but need to progress
- Imprint
 - Interest YES... but overlay and defectivity issues for CMOS applications

DO your own market !

- A lot of possible options and combinations
 - Photons or electrons
 - Single or multiple
- Who will be the winner
 - The solution on time
 - The most cost effective one
 - The one compatible with design requirements

Few words on **LETI collaborative dynamic**

The LETI environment IS OPEN to push collaborative programs





leti

LABORATOIRE D'ÉLECTRONIQUE ET DE TECHNOLOGIES DE L'INFORMATION

CEA-Leti MINATEC Campus, 17 rue des Martyrs 38054 GRENOBLE Cedex 9 Tel. +33 4 38 78 36 25

www.leti.fr

Thanks for your attention



- What is the cost of 1 million transistor in 2009
 - 1 1\$
 - **2** 0,1\$
 - 3 0,01\$
- Howmany litho steps are needed to manufacture an IC?
 - **1** 40-60
 - 2 40-50
 - **3** 20-40



QUESTIONS

- What is the minimum achieveable k1 process factor of optical lithography
 - 1*−*0.33
 - 2-0.25
 - 3*−*0.22
- What is the resolution limit of a 193nm 1.35NA tool based on Rayleigh criteria in single exposure mode?
 - 1 40nm
 - 2 35nm
 - 3 32nm

QUESTIONS

- What is the triangle of death of resist process development
 - 1 Resolution sensitivity roughness control
 - 2 Resolution sensitivity mechanical& chemical stability
 - 3 Resolution sensitivity etch selectivity
- What are the possibility to improve k1
 - 1 Resist exposure optimization
 - 2 OPC
 - 3 Illumination modification

- Key concerns of EUV lithography today
 - 1 Source power
 - 2 Scanner reliability
 - 3 Mask infrastructure
 - 4 Resist resolution
 - 5 Resist sensitivity
 - 6 Optic reliability
- Advantages of low accelerating voltage E-Beam direct write lithography?
 - 1 Low charging
 - 2 Heating
 - 3 Resolution
 - 4 Throughput
 - 5 CD uniformity control

- Advantages of tri-layer stack for low accelerating E-Beam ditrect write lithography?
 - 1 Resolution
 - 2 Charging
 - 3 Heating
 - 4 Roughness
 - 5 Sensitivity
 - 6 Reduction of back scattered electron level
- What is the link between resolution and intrinsic period of block-copolymer?
 - 1 intrinsic period = resolution limit
 - 2 intrisic period = ½ resolution limit
 - 3 No relationship between resolution and intrinsic period

© CEA. All rights reserved

- What is the intrinsec LO range achievable so far with PS-PMMA platform
 - 1 10nm < L0 < 120nm
 - 2 10nm <L0 < 60nm</p>
 - 3 20nm < L0 < 60nm</p>
 - 4 20nm < L0 < 120nm</p>
 - 5 Basically no limitation. It depends of polymer molecular weight parameters
- Key advantage(s) of DSA solution
 - 1 Throughput
 - 2 Resolution
 - 3 Pitch reduction
 - 4 Roughness limitation
 - 5 Design rule simplicity
 - 6 Technology cost reduction (including all manufacturing steps)
Questions

- What is THE key advantage of Imprint lithography ?
 - 1 Defectivity
 - 2 Throughput
 - 3 Resolution
 - 4 Overlay
 - 5 All these parameters
- What is the key application today for imprint lithography based on publication and patent ranking ?
 - 1 Bio systems
 - 2 Data storage
 - 3 Photonics